Fig. 19 SEM image of vertically aligned CNTs (a); and (b) is a suggested device architecture of a surround-gated vertical CNT based FeFET